RFFE Master

RFFE Master IP Core

Mobile radio communication systems are complex multi-radio systems comprising several transceivers. Arasan supports the latest MIPI RFFE standard v2.0. The RFFE bus is a 2-wire serial interface which utilizes a bus frequency of up to 26 MHz and timing accurate trigger mechanisms to allow control of timing critical functions. It is used to connect a digital RFIC to RF front end components, like Power Amplifiers, Low-Noise Amplifiers and Antenna Sensors, which are considered RFFE Slaves.

A number of new features were introduced in RFFEv2 including

  • Multi-Master support
  • Interrupt Capable Slaves functionality
  • Extended Frequencies
  • Synchronous Reads
  • Definitions for new Reserved Registers.

One key component of RFFEv2 was to retain backwards-compatibility, especially for RFFEv1 Slave devices.

The RFFE Master v2.0 IP core typically resides in the RFIC in a mobile platform, and utilizes the RFFE bus to identify, program and monitor the registers in RF front end Slave devices through programmed IO. It is designed to support existing standards such as LTE, UMTS, HSPA and EGPRS, and is usable in configurations ranging from single Master/single Slave to multi-Master/multi-Slave.

At a minimum, Arasan delivers RFFE Master in RTL form. Physical designs of the complete RFFE Master, including the Pad Logic block for CLK and DATA as shown below, can be provided upon request.

Diagram


Sign Up For our Newsletter
© 2016 Arasan Chip Systems Inc. All Rights Reserved.